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Abstract—Network measurement is necessary to obtain an un-
derstanding of the network traffic and keep the network healthy.
Flow-level measurement is widely used because it provides rich
enough information while being resource efficient, in contrast to
the traffic-level solutions like SNMP and packet-level solutions
like tcpdump. Flow-level measurement requires to maintain a
TFR for each active flow, and update the corresponding TFR
when a packet arrives. In the scenario of high-speed networks,
the processing time for each packet is only several or tens of
nanoseconds, and there may be up to millions of concurrent
active flows. Two requirements have to be met to be able to do
flow-level measurement in this scenario, i.e., the memory size
have to be large enough to maintain a TFR for each flow, and
the access time of the memory have to be small enough to be
able to update the TFR for each packet. Unfortunately, SRAM,
which is fast enough, is expensive and there are limited amount
available for the measurement tasks, while DRAM, which is large
in capacity, is slow and cannot support the per-packet access. In
this paper, we proposed a solution, PriMe, by combining SRAM
with DRAM, overcoming the resource limitation by exporting
TFRs to the DRAM when necessary, while enjoying the fast
access of SRAM. We designed a peculiar algorithm to reduce
the frequency of exporting TFRs to DRAM, as well as an
algorithm to reduce the accesses of DRAM in aggregating the
TFRs exported from SRAM.
I. OVERVIEW OF PRIME
PriMe consists of two parts which are in SRAM and DRAM
respectively. The new arriving packets are processed by the
SRAM part, and the temporary result generated by the SRAM
part will be handled by the DRAM part, where traffic report
for the network traffic is produced. In the following, we will
describe the two parts in detail.
A. SRAM Part
To guarantee the richness of information, we adopt the
IPFIX[1] format and focus on the fields of source IP ad-
dress, destination IP address, source port, destination port,
protocol, start timestamp, end timestamp, and packet count.
Moreover, source IP address, destination IP address, source
port, destination port and protocol are used to identify a flow
(they are referred to as flow ID) while start timestamp and
end timestamp are used to help the management of on-chip
memory, i.e., SRAM.
The SRAM part contains a hash table, T, each bucket of
which is to maintain a Temporary Flow Record (TFR). There
are d hash functions, h1(.), h2(.), · · · , hd(.), each of which
can hash a flow ID to a bucket of T.
When a packet arrives, the SRAM part will extract the
flow ID from the packet, and hash the packet to d different
buckets of T. If a TFR with the same flow ID as the packet
(i.e., a matching TFR) is found in the d positions, we will
update the TFR, i.e., increment the packet count field by 1 and
write the current system timestamp into the end timestamp
field. If a matching TFR is not found but an empty bucket
is available, we will create a new TFR for this packet and
write the current system timestamp into the end timestamp
field as well. However, if neither a matching TFR nor an
empty bucket is found, we will consider evicting an existing
TFR from T to accommodate the new packet. That a TFR
has a larger end timestamp implies that the flow is active
more recently, so we will evict the TFR with the smallest end
timestamp. Notice that the number of mice flows in a typical
network is far greater than the number of elephant flows. In
particular, in our CAIDA trace more than half of the flows
contains only one packet. So it’s very likely that the newly
arriving packet corresponds to a mice flow. To encourage that a
TFR corresponding to a mice flow is evicted preferentially, we
update the end timestamp of a newly created TFR as follows:
S1 ← (S0 + S)/2 (1)
where S1 is the end timestamp of the newly created TFR,
S0 is the end timestamp of the evicted TFR, and S is the
current system timestamp. So even if TFRs in a bucket are
evicted constantly, the value of end timestamp of the TFRs
will increase slowly, and the TFRs in this bucket will obtain
higher priority to stay at the hash table. When a TFR with only
a packet is evicted, the end timestamp will be corrected using
the start timestamp. The algorithm is shown in Algorithm 1.
As shown in Fig. 1, when a packet from flow f4 arrives, we
hash it to three different buckets of T. Since a matching TFR
exists in T, we increment the packet count of the TFR by 1,
and set the end timestamp to the current system timestamp,
which is denoted by S in the figure. When a packet from flow
f20 arrives, since the three buckets corresponding to the flow
are not empty, and none of the TFRs are a matching one, we
evict the TFR with the smallest end timestamp, i.e., the TFR
corresponding to f9, and create a TFR for f20, set the end
timestamp to 1866, which is the mean of the end timestamp
of f9 and the current system timestamp.
Since there are usually multiple TFRs corresponding to an
elephant flow, we consider aggregating the TFRs in DRAM.
However, as stated above, since many flows have only one
Algorithm 1 The algorithm of PriMe on the SRAM part
1: p: the new arriving packet
2: S: the current system timestamp
3: ets: flow end timestamp
4: sts: flow start timestamp
5: flowID ← p.f lowID,min←∞, pos← −1
6: for i = 1 to d do
7: idx← hi(flowID)
8: if T[idx].f lowID == NULL then
9: T[idx]← (flowID, 1, S)
10: return
11: else if T[idx].f lowID == flowID then
12: T[idx].count← T[idx].count+ 1
13: T[idx].ets← S
14: return
15: else if T[idx].ets < min then
16: min← T[idx].ets
17: pos← idx
18: end if
19: end for
20: # Evict the existing TFR:
21: if T[pos] == 1 then
22: T[pos].ets← T[pos].sts
23: end if
24: Export T[pos] to DRAM
25: T[pos].f lowID ← flowID
26: T[pos].count← 1
27: T[pos].ets← (T[pos].ets+ S)/2
(.)
Fig. 1. Framework of PriMe’s SRAM part
packet, thus correspond to only a TFR, it will be a waste of
time for DRAM part to aggregate every TFR as aggregating
a TFR requires at least a DRAM access. So we consider
aggregating the TFRs which are most likely to have other
TFRs with the same flow ID. Our idea is that if TFRs with
the same flow ID with the current TFR have been seen before,
then it is very likely that there will be more TFRs with the
same flow ID. So we maintain a bloom filter B, and two
buffers, i.e., BufferE for existing TFRs and BufferN for new
TFRs. When a TFR is evicted from T, we query B using the
flow ID. If B returns a positive response, which means at least
one TFR with the same flow ID has been seen, we will put
the TFR into BufferE. Otherwise, we will put the TFR into
BufferN and set the corresponding bits in B.
B. DRAM Part
As shown in Fig. 2, the DRAM part of PriMe consists of
two components, i.e., an aggregator, Aggre, which is a hash
table used to aggregate the TFRs exported from the SRAM
part, and a queue, Que, which is to store the TFRs sequentially.
Fig. 2. Framework of PriMe’s DRAM part
When either BufferE or BufferN is full, the buffer will be
copied into DRAM through DMA. There is a flag to signal
if the batch is from BufferE or BufferN. If the batch of TFRs
is from BufferN, which means every TFR of the batch is a
new one, we will copy the batch into Que directly, so only a
read operation and a write operation are needed. Otherwise, if
the TFRs are from BufferE, which means that at least a TFR
with the same flow ID exists for each TFR in the batch, we
will hash the TFRs one by one into Aggre, trying to aggregate
different segments of the same TFR into one. Only when the
hash table of Aggre is full and collision occurs, the existing
TFR is evicted and the new TFR is inserted into Que. The
evicted TFR will be inserted into Que. This process can be
described in Algorithm 2.
Algorithm 2 The algorithm of PriMe on the DRAM part
1: Θ: a batch of TFRs transfered to DRAM
2: if flag == BufferN then
3: Copy Θ into Que
4: return
5: end if
6: if flag == BufferE then
7: for each r in Θ do
8: r0 = insert_flow_record_into_aggre(r)
9: if NULL 6= r0 then
10: Add r0 into Que
11: end if
12: end for
13: end if
In Aggre, when a TFR is hashed to a bucket of the table,
if a matching TFR is found, the TFR will be merged with it.
Otherwise, if there is an existing TFR and the existing one has
different flow ID with the current TFR, the existing one will
be evicted. This process is described in Algorithm 3. Since
Aggre is in DRAM, we can make it large enough to achieve a
small collision rate. So when the size of BufferE and BufferN
are large enough, the time complexity of the DRAM part,
including the DRAM accesses and computations, is mainly
determined by the number of TFRs inserted into Aggre.
Algorithm 3 Insert a TFR into Aggre
1: r: a temporary flow record
2: ets: flow end timestamp
3: procedure INSERT_FLOW_RECORD_INTO_AGGRE(r)
4: idx← hash(r.f lowID)
5: if Aggre[idx].f lowID == NULL then
6: Aggre[idx] = r
7: else if Aggre[idx].f lowID == r.f lowID then
8: Aggre[idx].count← Aggre[idx].count+r.count
9: Aggre[idx].ets← r.ets
10: else
11: temp← Aggre[idx]
12: Aggre[idx]← r
13: return temp
14: end if
15: end procedure
II. EVALUATION
In this section, we evaluate the performance of the SRAM
part and DRAM part of PriMe separately. For the SRAM part,
we take the method used in TurboFlow[2] as a benchmark,
i.e., hash a packet to a bucket of the hash table, and evict
the existing TFR whenever collision occurs. We implement
PriMe and TurboFlow in python to evaluate their performance
theoretically. Real network traces from CAIDA and HGC
(Hong Kong Global Communication) are used to generate the
packets. When calculating the capacity of the hash table, we
assume that a single TFR occupies 71 bytes, which is the same
as that in NetFlow. The metric used is eviction rate, which is
defined as m
n
, where m is the number of TFRs evicted from
the hash table in the SRAM part, and n is the total number
of packets processed by the switch.
For the DRAM part, our main concern is that there are so
many TFRs needing to be processed that the DRAM cannot
keep up with the SRAM in the sense of memory access time.
Our solution is to process only part of the TRFs exported
from the SRAM part while allowing multiple TFRs exist for
a single flow. So we evaluate the performance of DRAM part
using two metrics: aggregation rate, which is defined as m0
n
,
where m0 is the number of TFRs processed by Aggre one by
one and n is the total number of packets processed by the
switch, and redundancy, which is defined as k−k0
k
, where k
is the number of TFRs finally generated by the DRAM part
and k0 is the real number of flows.
A. The Performance of SRAM Part
To evaluate the performance of the SRAM part, we set the
memory size to 0.5 MB, and run the algorithm using 10 trace
files from CAIDA and HGC respectively. From each trace
file, we extract and replay 5 million packets. As shown in
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Fig. 3. The eviction rates of PriMe and TurboFlow on different trace files
from CAIDA and HGC.
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Fig. 4. The collision rates of PriMe and TurboFlow for various memory size.
Fig. 3, PriMe can reduce the eviction rate by around 15% in
the CAIDA traces, and around 24% in the HGC traces.
Then we choose a trace file from CAIDA and HGC respec-
tively, and increase the memory size from 0.2 MB to 2 MB in
the step of 0.2 MB. As shown in Fig. 4, the eviction rates of
PriMe and TurboFlow decrease constantly as the memory size
increases. When the memory size is 2 MB, the eviction rate
of PriMe is 30% smaller than that of TurboFlow in CAIDA
trace, and it is 23% smaller than that of TurboFlow in HGC
trace.
B. The Performance of DRAM Part
Since TurboFlow, the only solution available that shares the
same target with PriMe, does not optimize the DRAM part,
we simply calculate the aggregation rate and redundancy of
PriMe as defined above. We choose a trace file from CAIDA
and HGC respectively, and replay 5 million packets from each
trace file.
As shown in Fig. 5(a), when the SRAM size increases from
0.2 MB to 2.0 MB, the aggregation rate is decreased from
around 19% to 4.6% for both CAIDA trace and HGC trace,
which means that the Aggre need to process 4.6 packets only
for every 100 packets processed by ASIC when the size of
SRAM allocated is 2.0 MB. As the memory accesses and
computations of the DRAM part is mainly from the Aggre
component, this result implies that the DRAM part can keep
up with the SRAM part even if DRAM is 20× slower than
SRAM.
Fig. 5(b) shows that as the SRAM size is increased from
0.2 MB to 2.0 MB, the redundancy of PriMe is decreased
from 46% to 30% in CAIDA trace and from 35% to 19% in
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Fig. 5. The aggregation rate and redundancy of PriMe in CAIDA trace and
HGC trace for various memory size.
HGC trace, which means only 19% of the resulting TFRs are
redundant in the best case, and there will be fewer redundant
TFRs if more SRAM is allocated.
III. CONCLUSION
Our target in this work is to propose a per-flow network
measurement solution that can record each flow accurately,
by combining the small-amount but fast SRAM and the large-
amount but slow DRAM. Primary simulation shows that our
algorithm, PriMe, can do this, as it allows the difference of
access time between SRAM and DRAM to be as large as 20
times, or ever more. However, our solution is not perfect, as
multiple TFRs may exist for a single flow, and nearly half of
the resulting TFRs are redundant in the worst case and 19%
of the resulting TFRs are redundant in the best case.
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